

[voltage limiter] internal power supply means provided on said chip for reducing an external supply voltage to an internal supply voltage lower than said external supply voltage within said chip;

wherein, when said external supply voltage is not higher than a predetermined first voltage, the internal supply voltage of said [voltage limiter] internal power supply means increases at a first rate which is substantially equal to the increasing rate of said external supply voltage, when said external supply voltage is between a level exceeding said first voltage and a predetermined second voltage, said internal supply voltage increases at a second rate which is lower than the increasing rate of said external supply voltage, and after said external supply voltage exceeds said second voltage, said internal supply voltage increases at a third rate which is higher than the second rate, wherein said first circuits are fed said internal supply voltage, said [first circuits are] internal power supply means is fed a control signal and wherein a driving ability of said [voltage limiter] internal power supply means is controlled by said control signal.

Sub G3
13. (three times amended) A semiconductor integrated circuit comprising:

a chip;

load circuits provided on said chip; and

[voltage limiter] internal power supply means provided on said chip for reducing an external supply voltage to an

internal supply voltage lower than said external supply voltage within said chip and supplying it to said load circuits;

wherein said load circuits are fed said internal supply voltage, said [load circuits are] internal power supply means is fed a control signal and wherein a driving ability of said [voltage limiter] internal power supply means is controlled by said control signal.

Claim 15, line 3, delete "voltage limiter" and insert -- internal power supply --.

Claim 16, line 4, delete "voltage limiter" and insert -- internal power supply --.

Please add new claims 20-73 as follows:

20. A semiconductor integrated circuit comprising;
- a chip;
 - a first circuit provided on said chip;
 - a second circuit provided on said chip;
 - an internal power supply means, provided on said chip, for supplying an internal supply voltage which is lower than an external supply voltage;
 - a reference voltage generating means, provided on said chip, for generating a reference voltage;
- wherein said reference voltage provided by said reference voltage generating means is fed to said internal power supply means, said internal supply voltage provided by said

internal power supply means is fed to said second circuit, and said external supply voltage is fed to said first circuit.

21. A semiconductor integrated circuit comprising;
a chip;
a first circuit provided on said chip;
a second circuit provided on said chip;
an internal power supply means, provided on said chip,
for supplying an internal supply voltage which is lower than an external supply voltage;
a reference voltage generating means, provided on said chip, for generating a reference voltage;
wherein said reference voltage provided by said reference voltage generating means is fed to said internal power supply means, said internal supply voltage provided by said internal power supply means is fed to said second circuit, said external supply voltage is fed to said first circuit, and a breakdown voltage of a first transistor having fed thereto said external supply voltage is higher than a breakdown voltage of a second transistor having fed thereto said internal supply voltage.

22. A semiconductor integrated circuit comprising;
a substrate;
a first circuit, provided on said substrate, having a first transistor;

a second circuit, provided on said substrate, having a second transistor;

an internal power supply means, provided on said substrate, for supplying an internal supply voltage which is lower than an external supply voltage;

a reference voltage generating means, provided on said substrate, for generating a reference voltage;

wherein said internal supply voltage provided by said internal power supply means is fed to said second circuit, said external supply voltage is fed to said first circuit and said internal power supply means includes a converter transistor which outputs said internal supply voltage, said converter transistor having a control electrode; and

wherein said internal supply voltage is controlled by said reference voltage supplied to said control electrode of said converter transistor.

23. A semiconductor integrated circuit comprising:

a chip;

an external supply voltage, provided on said chip, for receiving an external supply voltage;

an interface circuit provided on the chip;

an internal circuit on the chip;

an internal power supply means, provided on said chip, for supplying an internal supply voltage which is lower than said external supply voltage;

a reference voltage generating means, provided on said chip, for generating a reference voltage;

wherein said reference voltage provided by said reference voltage generating means is fed to said internal power supply means, said internal supply voltage provided by said internal power supply means is fed to said internal circuit and said external supply voltage is fed to said interface circuit.

24. A semiconductor integrated circuit comprising;
a chip;
load circuits provided on said chip; and
internal power supply means provided on said chip for changing an external supply voltage to an internal supply voltage lower than said external supply voltage within said chip and supplying it to said load circuits;

wherein said load circuits are fed said internal supply voltage, said internal power supply means is fed a control signal and wherein a driving ability of said internal power supply means is changed according to an operation of the load.

¹²
25. The semiconductor integrated circuit according to claim ¹¹ 20, wherein said reference voltage is a voltage other than ground potential.

¹³
26. The semiconductor integrated circuit according to claim ¹¹ 20, wherein said reference voltage generating means comprises:
a resistor.

21 15
27. The semiconductor integrated circuit according to claim
20, wherein said reference voltage generating means comprises:
a ~~first~~ ^{third} transistor.

22 16
28. The semiconductor integrated circuit according to claim
15 27, wherein said ~~first~~ ^{third} transistor receives a control signal.

23 19
29. The semiconductor integrated circuit according to claim
20, wherein said reference voltage generating means comprises:
a ~~first~~ ^{third} transistor and a resistor.

24 20
30. the semiconductor integrated circuit according to claim
19 29, wherein said ~~first~~ ^{third} transistor receives a control signal.

25 22
31. The semiconductor integrated circuit according to claim
20 30, wherein said second circuit comprises:
a plurality of memory cells.

26 32. The semiconductor integrated circuit according to claim
31, wherein said first transistor of said reference voltage
generating means is an gate field effect transistor.

27 33. The semiconductor integrated circuit according to claim
28, wherein said first transistor of said reference voltage
generating means is an gate field effect transistor.

²⁵
~~34~~. The semiconductor integrated circuit according to claim
²⁴
~~21~~, wherein said reference voltage is a voltage other than ground potential.

²⁶
~~35~~. The semiconductor integrated circuit according to claim
²⁴
~~21~~, wherein said reference voltage generating means comprises:
a resistor.

²⁷
~~36~~. The semiconductor integrated circuit according to claim
²⁴
~~21~~, wherein said reference voltage generating means comprises:
a third transistor.

²⁸
~~37~~. The semiconductor integrated circuit according to claim
²⁷
~~36~~, wherein said third transistor receives a control signal.

³¹
~~38~~. The semiconductor integrated circuit according to claim
²⁴
~~21~~, wherein said reference voltage generating means comprises:
a third transistor and a resistor.

³²
~~39~~. The semiconductor integrated circuit according to claim
³¹
~~38~~, wherein said third transistor receives a control signal.

³⁴
~~40~~. The semiconductor integrated circuit according to claim
³²
~~39~~, wherein said second circuit comprises:
a plurality of memory cells.

³⁵
³⁴ ~~41~~. The semiconductor integrated circuit according to claim
~~40~~, wherein said first, second and third transistors are
insulated gate field effect transistors.

²⁹
²⁸ ~~42~~. The semiconductor integrated circuit according to claim
~~37~~, wherein said first, second and third transistors are
insulated gate field effect transistors.

³⁷
³⁶ ~~43~~. The semiconductor integrated circuit according to claim
~~22~~, wherein said reference voltage is a voltage other than
ground potential.

³⁸
³⁶ ~~44~~. The semiconductor integrated circuit according to claim
~~22~~, wherein said reference voltage generating means comprises:
a resistor.

³⁹
³⁶ ~~45~~. The semiconductor integrated circuit according to claim
~~22~~, wherein said reference voltage generating means comprises:
a third transistor.

⁴⁶
³⁹ ~~46~~. The semiconductor integrated circuit according to claim
~~45~~, wherein said third transistor receives a control signal.

⁴³
³⁴ ~~47~~. The semiconductor integrated circuit according to claim
~~22~~, wherein said reference voltage generating means comprises:
a third transistor and a resistor.

⁴⁴
43 48. The semiconductor integrated circuit according to claim
47, wherein said third transistor receives a control signal.

⁴⁶
44 49. The semiconductor integrated circuit according to claim
48, wherein said second circuit comprises:

a plurality of memory cells.

Sub C 7
50. The semiconductor integrated circuit according to claim
49, wherein said first, second and third transistors are
insulated gate field effect transistors.

51. The semiconductor integrated circuit according to claim
46, wherein said first, second and third transistors are
insulated gate field effect transistors.

⁴⁹
48 52. The semiconductor integrated circuit according to claim
23, wherein said reference voltage is a voltage other than ground
potential.

⁵⁰
48 53. The semiconductor integrated circuit according to claim
23, wherein said reference voltage generating means comprises:
a resistor.

⁵²
48 54. The semiconductor integrated circuit according to claim
23, wherein said reference voltage generating means comprises:
a third transistor.

⁵³
~~55~~. The semiconductor integrated circuit according to claim
⁵²
~~54~~, wherein said third transistor receives a control signal.

⁵⁴
~~56~~. The semiconductor integrated circuit according to claim
⁴⁸
~~53~~, wherein said reference voltage generating means comprises:
a third transistor and a resistor.

⁵⁷
~~57~~. The semiconductor integrated circuit according to claim
56, wherein said third transistor receives a control signal.

⁵⁹
~~58~~. The semiconductor integrated circuit according to claim
57, wherein said second circuit comprises:
a plurality of memory cells.

Sub G8
59. The semiconductor integrated circuit according to claim
58, wherein said first, second and third transistors are
insulated gate field effect transistors.

60. The semiconductor integrated circuit according to claim
55, wherein said first, second and third transistors are
insulated gate field effect transistors.

¹⁸
~~61~~. A semiconductor integrated circuit according to claim
¹⁶
~~28~~, wherein said ~~first~~ *third* transistor is fed said control signal to
control an operation of said first transistor.

21
20 62. The semiconductor integrated circuit according to claim
30, wherein said ~~first~~ ^{third} transistor is fed said control signal to
control an operation of said first transistor.

30
28 63. The semiconductor integrated circuit according to claim
37, wherein said third transistor is fed said control signal to
control an operation of said third transistor.

33
32 64. The semiconductor integrated circuit according to claim
39, wherein said third transistor is fed said control signal to
control an operation of said third transistor.

42
40 65. The semiconductor integrated circuit according to claim
46, wherein said third transistor is fed said control signal to
control an operation of said third transistor.

45
44 66. The semiconductor integrated circuit according to claim
48, wherein said third transistor is fed said control signal to
control an operation of said third transistor.

55
53 67. The semiconductor integrated circuit according to claim
55, wherein said third transistor is fed said control signal to
control an operation of said third transistor.

58
57 68. The semiconductor integrated circuit according to claim
57, wherein said third transistor is fed said control signal so
as to control an operation of said third transistor.

¹⁴
69. The semiconductor integrated circuit according to claim
¹¹
20, wherein a breakdown voltage of a first transistor of said
first circuit is higher than a breakdown voltage of a second
transistor of said second circuit.

⁶¹
~~70~~. The semiconductor integrated circuit according to claim
⁴⁸
23, wherein a breakdown voltage of a first transistor of said
interface circuit is higher than a breakdown voltage of a second
transistor of said internal circuit.

71. The semiconductor integrated circuit according to claim
7, wherein a load capacitance of said first circuits is changed
by said control signal.

72. The semiconductor integrated circuit according to claim
13, wherein a load capacitance of said load circuits is changed
by said control signal.

73. The semiconductor integrated circuit according to claim
16, wherein a load capacitance of said load circuits is changed
by said control signal. ^{7A}

REMARKS

Applicants and Applicants' Attorney wish to thank the